Lead SoC/IP design verification efforts using SystemVerilog and UVM, mentor engineers, and coordinate deliverables.
