Emploi
Mes offres
Mes alertes emploi
Se connecter
Trouver un emploi Astuces emploi Fiches entreprises
Chercher

Senior digital fe design engineer

Heverlee
EURAXESS Czech Republic
Design
De 80 000 € à 100 000 € par an
Publiée le Publiée il y a 20 h
Mission du poste
Offer Description
Senior Digital Front-End Design Engineer – Drive the complete RTL-to-GDS flow and shape next-generation silicon solutions.
What you will do
As a Senior Digital Front-End Design Engineer, you are responsible for all design tasks in the RTL-to-GDS flow, ensuring high-quality and efficient implementation of complex ASIC designs. You work in a highly skilled Front-End (FE) team that provides design services to both internal IMEC research groups and external customers worldwide. The team consists of 10 members with diverse experience levels ranging from 2 to 35 years, offering a collaborative environment for knowledge sharing and technical growth.

Perform RTL synthesis and optimize for timing, area, and power.
Execute DFT (Design-for-Test) insertion using industry-standard tools.
Conduct Logical Equivalence Checking (LEC) to validate design integrity.
Generate and validate ATPG (Automatic Test Pattern Generation) patterns.
Improve test coverage through advanced methodologies.
Run pre-layout and post-layout test pattern simulations to ensure robustness.
Collaborate closely with physical design teams for seamless RTL-to-GDS integration.
Utilize Cadence EDA tools for synthesis, verification, and sign-off.
Apply Tessent (Siemens) tools for DFT insertion and ATPG in specific projects.
Troubleshoot and resolve design issues across the front-end flow.
Document design processes and contribute to continuous improvement initiatives.
Engage with internal and external stakeholders to deliver high-quality design services.

Qualifications

5+ years of experience in ASIC front-end design, including RTL-to-GDS flow.
Proven expertise in synthesis, DFT, LEC, ATPG, and test coverage improvement.
Hands‑on experience with Cadence tools (Genus, Modus, Conformal, etc.).
Familiarity with Tessent tools for DFT and ATPG.
Solid understanding of digital design principles, timing closure, and test strategies.
Proficiency in Verilog/SystemVerilog and scripting languages (Tcl, Python, etc.).
Strong problem‑solving skills and ability to work in cross‑functional teams.
Excellent communication skills and attention to detail.
A degree in Electrical Engineering, Computer Engineering, or related field (Master’s preferred).

Languages
English – Excellent
#J-18808-Ljbffr
Postuler
Créer une alerte
Alerte activée
Sauvegardée
Sauvegarder
Offre similaire
Ervaren design engineer
Louvain
CTRL-F
Design
Offre similaire
Ervaren design engineer
Boortmeerbeek
VONQ Adecco BE
Design
Offre similaire
Project management design engineer (m/f/x) (basé à etterbeek)
Woluwe-Saint-Pierre
CDI
Profile Group
Design
Offres similaires
Emploi Culture à Heverlee
Emploi Heverlee
Emploi Brabant Flamand
Emploi Région Flamande
Accueil > Emploi > Emploi Culture > Emploi Design > Emploi Design à Heverlee > Senior Digital FE Design Engineer

Jobijoba

  • Dossiers emploi
  • Avis Entreprise

Trouvez des offres

  • Offres d'emploi par métier
  • Recherche d'emploi par secteur
  • Emplois par sociétés
  • Emploi par localité

Contact / Partenariats

  • Contact
  • Publiez vos offres sur Jobijoba

Mentions légales - Conditions générales d'utilisation - Politique de confidentialité - Gérer mes cookies - Accessibilité : Non conforme

© 2026 Jobijoba - Tous Droits Réservés

Postuler
Créer une alerte
Alerte activée
Sauvegardée
Sauvegarder