HRP GLOBAL TECHNOLOGIES is seeking a Design Verification Engineer with 4 to 12 years of experience, located in Belgium, to develop and execute verification plans for complex ASIC/FPGA designs. Candidates should possess strong skills in SystemVerilog, UVM, and VHDL, along with knowledge of PCIe and Ethernet protocols.This position requires the ability to document verification processes clearly, debug complex issues, and collaborate effectively within teams.
#J-18808-Ljbffr